
- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive Edge Clocking
- Typical f<sub>max</sub> = 60 MHz at V<sub>CC</sub> = 5 V,
  C<sub>I</sub> = 15 pF, T<sub>Δ</sub> = 25°C

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Fanout (Over Temperature Range)
  - Standard Outputs ... 10 LSTTL Loads
  - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- V<sub>CC</sub> Voltage = 2 V to 6 V
- High Noise Immunity N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub>, V<sub>CC</sub> = 5 V



# description/ordering information

The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each of the decoded outputs normally is low and sequentially goes high on the low-to-high transition clock period of the ten-clock-period cycle. The carry (TC) output transitions low to high after output 9 goes from high to low and can be used in conjunction with the clock enable ( $\overline{CE}$ ) input to cascade several stages.  $\overline{CE}$  disables counting when in the high state. A master reset (MR) input also is provided that, when taken high, sets all the decoded outputs, except output 0, to low.

The device can drive up to ten low-power Schottky equivalent loads.

### ORDERING INFORMATION

TA			ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - M	Tape and reel	CD74HC4017QM96EP	HC4017E
-40 C to 125 C	TSSOP - PW	Tape and reel	CD74HC4017QPWREP	HC4017E

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**

	INPUTS		OUTPUT STATET
СР	CE	MR	OUTPUT STATES
L	Χ	L	No change
X	Н	L	No change
X	X	Н	0 = H, 1–9 = L
1	L	L	Increments counter
$\downarrow$	X	L	No change
X	$\uparrow$	L	No change
Н	$\downarrow$	L	Increments counter

NOTE: H = high voltage level, L = low voltage level, X = don't care,  $\uparrow$  = transition from low to high level,  $\downarrow$  = transition from high to low level  $\uparrow$  If n < 5, TC = H, otherwise TC = L

# logic diagram (positive logic)





# CD74HC4017-EP HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS550 - DECEMBER 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ )	
Output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$ )	±20 mA
Source or sink current per output pin, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): M package	73°C/W
PW package	108°C/W
Maximum junction temperature, T <sub>J</sub>	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$ from case for 10 s max	300°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	6	V
	V	'CC = 2 V	1.5		
ViH	High-level input voltage	CC = 4.5 V	3.15		V
	V	CC = 6 V	4.2		
	V	CC = 2 V		0.5	
VIL	Low-level input voltage $V_{CC} = 4.5 \text{ V}$	CC = 4.5 V		1.35	V
	V	CC = 6 V		1.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
	V	CC = 2 V	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time	CC = 4.5 V	0	500	ns
	V <sub>CC</sub> = 6 V		0	400	
TA	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. All voltages referenced to GND unless otherwise specified.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# CD74HC4017-EP HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS550 - DECEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER	TEST COMPLETE	TEST CONDITIONS			T <sub>A</sub> = 25°C		NAIN!	MAY	
PARAMETER	TEST CONDIT	IONS	(mA)	vcc	MIN	MAX	MIN	MAX	UNIT
			-0.02	2 V	1.9		1.9		
		CMOS loads	-0.02	4.5 V	4.4		4.4		
Vон	VI = VIH or VIL		-0.02	6 V	5.9		5.9		V
		TTL loads	-4	4.5 V	3.98		3.7		
			-5.2	6 V	5.48		5.2		
	VI = VIH or VIL	CMOS loads	0.02	2 V		0.1		0.1	V
			0.02	4.5 V		0.1		0.1	
VOL			0.02	6 V		0.1		0.1	
		TTI leade	4	4.5 V		0.26		0.4	
		TTL loads	5.2	6 V		0.26		0.4	1
lį	V <sub>I</sub> = V <sub>CC</sub> or GND			6 V		±0.1	·	±1	μΑ
lcc	V <sub>I</sub> = V <sub>CC</sub> or GND	•	0	6 V		8		160	μΑ
C <sub>IN</sub>	C <sub>L</sub> = 50 pF					10	·	10	pF

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	DADAME			T <sub>A</sub> = 25	°C		MAY	
	PARAMET	ER	vcc	MIN	MAX	MIN	MAX	UNIT
			2 V	6		4		
fmax	f <sub>max</sub> Maximum clock frequency					20		MHz
						23		
			2 V	80		120		
		СР	4.5 V	16		24		
١.	Bules depotes		6 V	14		20		ns
t <sub>W</sub>	Pulse duration		2 V	80		120		
		MR	4.5 V	16		24		
			6 V	14		20		
			2 V	75		110		
		CE to CP	4.5 V	15		22		
١.			6 V	13		19		
t <sub>su</sub>	Setup time		2 V	5		5		ns
		MR inactive	4.5 V	5		5		
			6 V	5		5		
			2 V	0		0		
th	Hold time, CE to CP		4.5 V	0		0		ns
			6 V	0		0		

# **CD74HC4017-EP** HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS550 - DECEMBER 2003

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	\ \ \	T <sub>A</sub> = 25	°C	MINI MAN							
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	vcc	MIN TYP	P MAX	MIN MAX	UNIT						
				2 V		230	345							
		Decade out	C <sub>L</sub> = 50 pF	4.5 V		46	69							
		Decade out		6 V		39	59							
	CP		C <sub>L</sub> = 15 pF	5 V	19	9								
	OF .			2 V		230	345							
		тс	C <sub>L</sub> = 50 pF	4.5 V		46	69							
				6 V		39	59							
			C <sub>L</sub> = 15 pF	5 V	19	9								
				2 V		250	375							
		December and	C <sub>L</sub> = 50 pF	4.5 V		50	75							
		Decade out		6 V		43	64							
	CE		C <sub>L</sub> = 15 pF	5 V	2	1								
t <sub>pd</sub>	CE			2 V		250	375	ns						
		тс	C <sub>L</sub> = 50 pF	4.5 V		50	75							
			IC	IC IC	10	10	10	10		6 V		43	64	
			C <sub>L</sub> = 15 pF	5 V	2	1								
				2 V		230	345							
			C <sub>L</sub> = 50 pF	4.5 V		46	69							
		Decade out	Decade out	Decade out	Decade out		6 V		39	59				
			C <sub>L</sub> = 15 pF	5 V	19	9								
	MR			2 V		230	345							
			C <sub>I</sub> = 50 pF	4.5 V		46	69							
		TC		6 V		39	59							
			C <sub>L</sub> = 15 pF	5 V	19	9								
				2 V		75	110							
t <sub>t</sub>		TC. Decade out	TC. Decade out	TC, Decade out	TC. Decade out	C <sub>L</sub> = 50 pF	4.5 V		15	22	-			
`										6 V		13	19	
f <sub>max</sub>	СР		C <sub>L</sub> = 15 pF	5 V	60	)		MHz						

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , input $t_r$ , $t_f = 6 \text{ ns}$ , $C_L = 15 \text{ pF}$

PARAMETER	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance (see Note 4)	39	pF	l

NOTE 4:  $C_{pd}$  is used to determine the dynamic power consumption per package.  $P_D = (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma(C_L \times V_{CC}^2 \times f_O)$   $f_I = \text{input frequency}$ 


f<sub>O</sub> = output frequency

 $C_L$  = output load capacitance

 $V_{CC}$  = supply voltage



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






Figure 2. Flip-Flop Detail




Figure 3. Timing Diagram





i.com 18-Sep-2008

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD74HC4017QM96EP	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4017QPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04703-01XE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04703-01YE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC4017-EP:

● Catalog: CD74HC4017

Automotive: CD74HC4017-Q1

• Military: CD54HC4017

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



### TAPE AND REEL INFORMATION





	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4017QM96EP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4017QPWREP	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4017QM96EP	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC4017QPWREP	TSSOP	PW	16	2000	346.0	346.0	29.0

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# D(R-PDSO-G16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated